Abstract: A methodology is presented for automatically detennining an assignment of instruction op-codes that guarantees the minimisation of bit transitions occurring inside the registers of the pipeline stages involved in instruction fetching and decoding. The assignment of the binary patterns to the op-codes is driven by the statistics concerning instruction adjacency collected through instruction-level simulation of typical software applications. Therefore the technique is best exploited when applied to encode the instruction set of core processors and microcontrollers, since components of these types are commonly used to execute fixed portions of machine code within embedded systems. The effectiveness of the methodology is illustrated through experimental data obtained on a realistic case study, namely, the MIPS R4000 RISC microprocessor.
Introduction
Power consumption is becoming one of the most relevant constraints that must be taken into account during the design of modem digital systems, owing to the increased costs of packaging and cooling devices of these types. Obviously, the need of low-power electronic products is even more stringent for portable/wireless applications, such as laptop computers, mobile phones, and personal digital assistants. Usually, these applications carry onboard devices such as general-purpose microprocessors, dedicated core processors, microcontroUers, and DSPs that, besides reduced power dissipation, must ensure reasonably high performance, and thus run at fairly high clock frequencies [I] .
Besides resorting to well-known technological choices (e.g. fabrication process, implementation style, clock frequency, supply voltage), there are several architectural solutions that can be adopted to limit the power required by microprocessor-based systems. These include modifica. tions of the processor's organisation [2, 3] , careful design of the memory and input/output subsystems [4] [5] [6] [7] , proper choice of data representation [8] , adoption of dynamic power-management strategies [9] [10] [11] , and exploitation of bus encoding/decoding techniques [12] [13] [14] [15] [16] [17] .
In this paper we focus attention on the dynamic (or switching) power dissipated internally by a CMOS microprocessor. More precisely, we target the minimisation of the power consumed by dte instruction fetching and decoding circuitry. We move from the simple observation that during program execution, sequences of opocodes are continuously read from memory, decoded and stored into CPU registers. Sending an N-bit binary pattern over an 00-chip bus and loading it into a register is usually a power consuming operation, since it may require to charge or discharge the considerably high capacitances associated with the bus lines and cells of the register. Up to N-bit transitions can occur on the bus wires and inside the register any time a new value is transferred and stored; properly choosing the binary patterns assigned to the instruction op-codes is then the key to reducing the number of transitions and thus the switching component of the power dissipated by the fetching and decoding logic.
We propose a method for automatically detennining a low-power op-codes assignment that consists of two phases. First, instruction-level simulation is performed on traces of typical programs, and the infonnation about the number of adjacencies between pairs of instructions is collected and recorded. Then no~ Xl-bit binary codes are assigned to the various op-codes using an algorithm which targets the minimisation of the Hamming distance between the codes which are very likely to be adjacent in typical machine instruction streams (K represents the number of op-codes in the microprocessor's instruction set).
We show the effectiveness of our methodology through a realistic case study. In particular, we have taken the MIPS R4000 [18] as the target microprocessor and collected the information on instruction adjacency when some generalpurpose programs are executed. Then we have used the low-power encoding schemes of (19, 20] to re-encode the binary op-codes implemented in reality. Finally, we have simulated the execution of the re-encoded instruction streams, and calculated the obtained reduction in switching activity occurring in the op-code bits. Savings are between 15% and 42%, depending on the encoding algorithm and the benchmark program.
Obviously, the choice of an existing microprocessor (MIPS R4000) has been made only for the sake of illustration of the goodness and usefulness of our approach, which is applicable to the early phases of the design flow of new processors. In particular, it is selfevident that the output of the op-code assignment procedure is heavily influenced by the specific software used to compute the frequency of instruction adjacency. Therefore our technique is best suited for dedicated processors, since they are commonly used within embedded systems to execute the same portion of code over and over. Exact encoding algorithms are only applicable to very small graphs (a few tens of vertices), since finding the optimal encoding is simply an instance of the grph embedding problem, which is provably NP-bard. Tbis is the reason we propose to adopt two heuristic procedures. The first [19] , more accurate, is based on the solution of an integer linear programming problem; it relies on explicit enumeration of all the vertices in the graph and can be used for midsized examples. The second procedure [20] , on the other hand, is less accurate but it is fully based on implicit representations of boolean and pseudo boolean (i.e. realvalued) functions by means ofBDDs [22] and ADDs [23] , and solves the encoding problem as a maximum weighted matching problem. Therefore it is of interest for larger graphs (more than a few hundreds of vertices).
2 Automatic selection of low-power op-codes
where HiJ is the Hamming distance between the two codes of vertices Vi and vi-The ultimate objective is to assign closer (in the Hamming sense) codes to vertices joined by 'heavy' edges. In this way, pairs of op-codes that are likely to be adjacent in the instruction stream, when stored in the same register at two consecutive clock cycles, will require a small number of switchings within the register's bits, thus reducing the total switching power. The problem we are addressing (i.e. finding a minimumlength encoding for the vertices of graph GA(~ E, W) which minimises the cost function of eqn. I) has been thoroughly investigated in the context ofFSM encoding for
Applicability and impact
In tbis Section we discuss the scope of applicability of our medlodology and its implications on microprocessor (microcontroller) design. Furthermore, we analyse where and how power is saved by applying op-code re-encoding. As seen in die previous Section, our technique assigns opcodes to instructions in a power-conscious fasbion. If we consider processor cores with proprietary instruction sets, die processor architect has complete freedom in designing die instruction set architecture (ISA) and is free to choose instruction op-codes as well. However, it is often the case that microprocessor (or microcontroller) cores must be compatible with a given mainstream instruction set architecture (such as the well-known Intel x86 ISA). In this case, changing the instruction op-codes implies that legacy code is not binary-compatible with the new machine.
Fortunately, the upgrade of legacy code needed to make it compatible with the new op-code encoding is straightforward and can be performed directly on program binaries. It is sufficient to pass legacy binaries through a filter that replaces the op-codes of original instructions with die new, low-power ones. This operation requires a single pass through the binaries. No recompilation is necessary, nor complex binary translation schemes. The only limitation of this procedure is that it cannot be applied to self-modifying codes. The case of migration of legacy code and the absence of any special requirements for external or internal hardware support are two strong pqints in favour of opcode re-encoding.
To assess the usefulness of op-code re-encoding it is also useful to estimate the power savings that can be obtained. The new oP-CQdes reduce the number of bit transitions between back-to-back instructions. Hence, power will be saved wherever instruction streams are processed. In a microprocessor, instructions are usually read from firstlevel cache (or, less frequently, from memory), then processed by the instnlction pipeline. The flow of the instruction stream is depicted in Fig. 3 . For the sake of explanation, we assume a microprocessor architecture with The methodology fOT selecting the binary patterns to be assigned to the various instruction op-codes we propose is pictorially summarised in Fig. 1 The microprocessor achieves high throughput by pipelining cache accesses, reducing register access times and allowing the latency of functional units to span more than one pipeline cycle. Fig. 5 shows the eight stages of the instruction pipeline.
split first-level instruction cache (I-cache) and data cache (D-cache).
Second-level cache or main memory are accessed only on cache misses (cache misses are generally rare relatively to hits), while instructions are read from l-caches in every clock cycle. Moreover, the sequencing of instruction streams is often destroyed when accessing second-level cache. Hence, op-code re-encoding is particularly useful to reduce transitions, and therefore power, on the bus that connects the I-cache with the microprocessor pipeline [24) and within the pipeline itself [25) (the blocks drawn with bold lines in Fig. 3) .
It may be argued that the power consumed in this portion of a microprocessor is only a mction of the total power dissipation, and op-code re-encoding impacts only a small portion of the total power. Furthermore, in some microprocessors, instruction decoding logic may be on the critical path. In this case, even op-code selection may be dictated by performance constraints; thus, there may be limited degrecs of freedom in op-code selection. For example, low-power assignment could be restricted to some specific op-codes. Nevertheless, the power savings provided by our technique, when applicable, can be obtained with little design effort because optimal opcodes are automatically computed.
As a last note, we observe that instruction encoding techniques have been applied successfully in commercial low-power microprocessors. The ARM family [26J provides two instruction sets: a complete set, whose instructions are encoded in 32 bits, and a reduced set with l6-bit instructions. In contrast to op-code re-encoding, supporting two instruction sets imposes significant hardware overhead in the microprocessor. ARM's dual instruction set is claimed to be power efficient [26J because it reduces memory usage for storing programs, thereby reducing the number of cache reads and the power dissipatcd in the communication between cache and microprocessor. The implementation of instruction encoding techniques in real-life microprocessors confinns that such techniques are indeed useful and may have a nonnegligible impact on overall system power dissipation, even if they target only a fraction of total chip power.
Instruction set summary
Each CPU instruction is 32 bits long. There are three instruction fonnats, shown in Fig. 6: . Immediate (I-type) . Jump (J-type) . Register (R-type) The instruction decoding phase is greatly simplified by limiting the number of formats to these three. This limitation means that the more complicated and less frequently used operations and addressing modes can be synthesised 3 Case study 3 .7 MIPS R4000 architecture The MIPS R4000 is a 64~bit microprocessor which provides a 64-bit on-chip floating-point unit, a 64-bit integer arithmetic logic unit, 64-bit integer registers, a 64-bit virtual address space, and a 64-bit system bus. Fig. 4 shows a block diagram of the R4000 microprocessor.
The R4000 microprocessor realises instruction parallelism by using an eight-stage superpipeline; each stage takes one P-cycle (P-clock operates at twice the frequency of the masrer-clock). The execution of each instruction takes at least eight P-cycles. Nom1ally, two instructions are issued at each master-clock cycle. Once the pipeline has been filled, eight instructions are executed simultaneously. by the compiler, using sequences of these same sinlple instructions.
The instruction op-codes are six-bits long; their binary encodings are shown in Table 1 it on a DEC-Station 5000/200 with the MIPS R4000 microprocessor and running the Ultrix operating system configured in single-user/single-task mode. Then we built matrix Ai and the associated instruction adjacency graph GA;. Finally, we constructed the global graph GAG = 1:; GAl that encompasses the instruction adjacency information for all the considered benchmark programs, and we have run on such graph the explicit and the implicit encoding algorithms of [19, 20] . Tables 3 and 4 show the new binary patterns for all the main op-codes. By inspection, the application of the explicit encoding algorithm has modified almost all the op-codes; on the other hand, a lower number of changes bas been introduced by the implicit algorithm. This behaviour was expected, since the explicit algorithm introduces fewer approximations in the computation of the near-optimal codes, and therefore it more heavily modifies the initial encoding. The simulation results of the following Section demonstrate that the opcodes of Table 3 are substantially better than the ones of Table 4 . On the other hand, as mentioned, the algorithm of [19] may not be used in the case of op-codes longer than six bits because of computational complexity.
An additional step of re-encoding bas been applied to the extended op-codes of the SPECIAL instructions (i.e. the R-type instructions characterised by an 'all-zero' main op-code). In this case, the re-encoding problem has been formulated in a more articulated way, since additional constraints on the selection of the binary patterns to be assigned to the extended op-codes do exist. In fact, SPECIAL instructions are often adjacent to non-SPECIAL ones, for which the six right-mQst bits cannot be modified. We have solved the op-codes assignment problem by applying a simple genetic local search algorithm similar to the Galops procedure proposed by Olson and Kang [27] . Table 5 reports the new binary patterns that were assigned to the extended op-codes of the SPECIAL 3.3 Low-power op-codes selection To show the effectiveness of the low-power op-<:odes selection methodology described in Section 2, we present the results obtained by applying it to the case of the MIPS R4000 microprocessor."
We selected a total of eight software applications, including DBMSs, word processors, data compression and logic synthesis tools. For each application i, we generated the corresponding instruction trace by executing DMUlT  SAL  DADO  TEQ  DSW2   101  RESRVD2  BREAK  RESRVD6  DMUlTU  DIV  DADDU  RESRVD9   RESRVD12   110  SRAV  RESRVO5  DSRLV  DDIV  DIVU  DSUB  TNE  DSRL32   111   SAlV   SYNC   DSRAV   DOIVU   NOR   DSUBU   RESRVD10   DSRA32 instructions when the re-encoding phase was driven by the data collected on the software applications mentioned. By comparing Tables 2 and 5 it can be seen that only a few extended op-codes have been modified. This is essentially due to the fact that the constraints posed to our genetic local search re-encoding procedure by the non-SPECIAL instructions present in the trace excessively reduce the degrees of freedom that can be exploited to detemline advantageous binary assignments of the extended opcodes.
the average switching activity of each op-code bit. Then, for each application. we have determined the low-power op-codes using both the explicit and the implicit algorithms, re-encoded the original instruction stream using the new op-codes, and calculated the new average switching activity of each op-code bit. Table 6 shows the results of the comparison. Savings are considerably high: Between 30 and 42% for the explicit encoding algorithm, and between IS and 33% for the implicit one. Notice that the data in the table only refer to the main op-codes (i.e. the six left-most bits of each instruction); improvements in the switching activity of the six right-most bits obtained by optimising the extended op-codes of the SPECIAL instructions have been quite limited (around S% on average).
As mentioned, the results are obtained using ad-hoc instruction encodings. Therefore they clearly show the usefulness of the proposed approach as a tool for helping in determining the most suitable encoding for a specialpurpose machine on which a well-established piece of embedded code will be repeatedly executed. However, the proposed methodology can be beneficial also to designers of general-purpose microprocessors. For devices of this type, the goal would be to determine the best average encoding, that is, the one which minimises the power for most of the applications whose execution on the processor is the most likely to happen. The approach to be followed is then that of collecting the statistics on instruction adjacency for all such applications. and then use this information to determine the new encoding. To show the applicability of our technique also to the case of generalpurpose machines. we have re-encoded the instruction stream of each program using the op-codes of Tables 3  and 4 , and determined the average switching activity per op-code bit before and after re-encoding. The last row of Table 6 , named Global, reports the average of these values taken over the eight programs we have considered. Savings are larger than 300/0.
Conclusions
Microprocessors of the latest generations, including application-specific products (e.g. embedded cores, microcontrollcrs, and DSP processors), are pcrfonnance-critical devices, since they tend to run at very high clock frequencies; consequently, they nonnaIJy consume a considerable amount of dynamic power. Designers are thus constrained to resort to optimisation techniques to keep the available power budget under control. We have directed our attention to the power dissipated by the fetching and decoding logic of a processor. We have demonstrated that the choice of the instruction binary codes plays a key role in the minimisation of the power consumed by these portions of the digital system. We have therefore presented a methodology that can be fruitfully exploited by processor engineers to automatically determine a near-optirnal, low-power assignment of the op-codes for special-purpose machines, and have supported our claims concerning the viability and the effectiveness of the proposed technique through experimental results collected on a real-life microprocessor, namely, the MIPS R4000.
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